

TITLE OF THE INVENTION

AN APPARATUS AND METHOD FOR CONTROLLING ACCESS TO A MEMORY SYSTEM FOR ELECTRONIC EQUIPMENT

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to an apparatus and method for controlling access to a memory system comprising a plurality of memory modules for electronic equipment. More particularly, the present invention relates to an apparatus and method for controlling access to a plurality of memory modules comprising different types of modules that are coupled to a memory controller in series, in order to achieve higher operating speed.

The widespread and diverse use of electronic equipment, and personal computers in particular, creates a strong demand to increase the data processing speed and amount of data that can be processed. Increases in data processing speed have been achieved by increasing the operating clock frequency for the central processing unit (CPU) of the electronic equipment. Further increases in data processing speed are possible by increasing the operating frequency of the installed memory modules and the data transfer bus of the electronic equipment.

The amount of data processed has been increased by adding expansion memory, in addition to the installed memory, in the electronic equipment. In the same way that a CPU has a particular operating frequency, expansion memory modules have a designated operating frequency. Conventional expansion memory modules typically have an operating frequency of 66 MHz. Recently, expansion memory modules have been developed that have an operating frequency of 100 MHz.

However, the performance of conventional expansion memory systems is limited by certain inherent design limitations, as shown in Figure 4. Figure 4 illustrates a conventional

expansion memory system, which includes a memory controller **401** and a plurality of memory slots **402, 403, 404** for installing a plurality of memory modules that are connected to the memory controller **401** in parallel. Thus, the plurality of memory slots **402, 403, 404** contain a plurality of memory modules or cards **405, 406, 407**, respectively. Since the memory modules are coupled to the memory controller **401** in parallel, as illustrated in Figure 4, the memory bus for the conventional expansion memory system includes a plurality of connecting branch points **B1, B2** between the memory controller **401** and each expansion memory module.

Consequently, when a plurality of memory modules having an operating frequency of 100 MHz are installed in the slots to increase the data processing speed, noises are generated by signal reflections at the connecting branch points of the memory bus. These noises interfere with normal operation of the computer system. Thus, the architecture of a conventional memory system limits the operating speed.

Figure 5 illustrates an alternative memory system architecture that eliminates the problem of noise generated by signal reflections at the connecting branch points. The memory system shown in Figure 5 uses a plurality of memory module slots that are connected to the memory controller in series. Thus, this memory system architecture can realize a higher speed of operation by eliminating the branch points of the memory bus that generate the undesired reflections.

In Figure 5, the memory controller **501** is connected to a first expansion memory slot **502**. The first expansion memory slot **502** is connected to a second expansion memory slot **503**. Similarly, the second expansion memory slot **503** is connected to a third expansion memory slot **504**. Thus, the plurality of memory slots is connected in series to the memory controller. Finally, the third expansion memory slot **504** is connected to a terminator **508** to prevent signal reflections. Each memory slot accepts one of expansion memory modules **505, 506, and 507**.

One such memory module system, that achieves higher operating speed by chaining a plurality of expansion memory slots in series, has been introduced as the RAMBUS® DRAM by RAMBUS®, Inc. However, the RAMBUS® memory system architecture has a different limitation that makes it undesirable for small electronic equipment, especially for personal computers. As illustrated in Figure 5, the memory architecture incorporates only slot-type

memory modules. Thus, all of the memory modules must be installed in slots on a board in the electronic equipment. Consequently, the RAMBUS® architecture requires a significant increase in installation area to provide the plurality of memory slots in the electronic equipment. The increase of the installation area to provide the plurality of slots is extremely undesirable for small electronic equipment, especially for personal computers.

Instead of exclusively using memory slots, it is preferable to decrease the installation area by installing a memory module directly on the board. Hereinafter, a memory module that is installed directly on the board is referred to as an on-board type memory module and a memory module that is installed in a memory slot is referred to as a slot-type memory module.

Since the on-board type memory module is installed directly on the board during the manufacture of the electronic equipment, it is impossible for a user to change it even if there are defects in the on-board type memory module. Consequently, if the memory architecture uses only on-board type memory modules, a user cannot correct malfunctions in the computer system due to defects in the installed memory module.

Therefore, there is a need for a memory module system that achieves a higher operation speed by utilizing both on-board type memory modules and slot-type memory modules, to reduce the need to increase the installation area. Further, there is a need for a method for controlling access to the expansion memory modules utilizing both of the on-board type memory module and the slot type memory modules that avoids malfunctions in the computer system due to limitations of the memory modules.

SUMMARY OF THE INVENTION

The apparatus and method of the present invention solve the aforementioned problems and overcomes the limitations of conventional memory module systems by providing a memory control apparatus and method that reliably achieve memory access control at higher operating speeds when memory modules are installed in the memory system.

According to the present invention, there is provided electronic equipment, comprising a board for receiving a plurality of memory modules, the board including an on-board memory area

for installing on-board type memory modules, and a slot-type memory area for installing slot-type memory modules; at least one on-board type memory module installed in the on-board memory area, each on-board type memory module having a specified operating frequency; at least one memory slot provided in the slot-type memory area, each memory slot being coupled in series to the on-board memory module; at least one slot-type memory module, installed in the memory slot in the slot-type memory area, each slot-type memory module having a specified operating frequency; a memory controller coupled in series to the on-board memory and slot-type memory modules, the memory controller providing access using a designated operating frequency; and a memory bus that couples the memory controller to the on-board memory and slot-type memory modules in series.

There is also provided a method for controlling start-up operation of electronic equipment that includes a plurality of memory modules coupled in series, comprising the steps of providing an on-board memory area including at least one on-board type memory module in the electronic equipment; providing a slot-type memory area including at least one memory slot, each memory slot being coupled to the on-board memory in series; installing at least one slot-type memory module in the at least one memory slot; and providing a memory controller, coupled in series to the on-board memory and slot-type memory, that controls access to the on-board and slot-type memory modules.

There is also provided a method for controlling start-up operation of *electronic* equipment comprising the steps of providing at least one on-board type memory module and at least one slot for receiving at least one slot-type memory module, each of the on-board and slot-type memory modules having attribute information; providing at least one board for mounting the at least one on-board type memory module and the at least one slot for receiving the at least one slot-type memory module; mounting the at least one on-board type memory module on the board; determining whether one of the on-board type and slot-type memory modules is defective based on the attribute information; and controlling a start-up operation of the electronic equipment based on the determination.

Both the foregoing general description and the following detailed description are exemplary and explanatory only and do not restrict the present invention as claimed. The foregoing merely provides further explanation of the claimed invention. The accompanying

drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments of the present invention and, together with the description, explain the principles of the present invention.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 depicts a method for mounting a plurality of different types of memory modules in series, consistent with the present invention.

Figure 2 depicts the main components of a personal computer system that employs the method for mounting the plurality of different types of memory modules depicted in Figure 1.

Figure 3 depicts steps performed for the start up operation of an embodiment of the personal computer system as depicted in Figure 2.

Figure 4 depicts a conventional method for mounting a plurality of memory modules in parallel for a low-speed memory system.

Figure 5 depicts a conventional method for mounting a plurality of memory modules in series for a high-speed memory system.

DETAILED DESCRIPTION

Methods and systems consistent with the present invention provide a new method for mounting a plurality of memory modules of different types. This mounting method allows efficient mounting of a mixture of memory modules in a small mounting area with a low manufacturing cost.

Figures 1 and 2 illustrate the main components of a memory control apparatus, consistent with the present invention. Figure 1 illustrates the coupling of a plurality of discrete memory modules in series in a manner consistent with the present invention. Figure 2 illustrates the main components of a personal computer (PC) system 10 in which the memory modules are mounted. Memory control apparatus consistent with the present invention can be implemented in a computer system, such as a laptop or notebook personal computer (PC) system or any computer

system, that typically has an on-board type expansion memory module and slot-type expansion memory modules mounted in memory slots. One of skill in the art can appreciate that the computer system can provide for more or less than two slots for memory modules.

The main components of the memory control apparatus in the PC system **10** comprise a CPU **11**, a HOST-PCI bridge **12**, a first expansion memory module **13** mounted on a board, a second expansion memory module **14** installed in a first expansion memory slot **16**, a third expansion memory module **15** installed in a second expansion memory slot **17**, a terminator **18**, a Peripheral Component Interconnect/ Industry Standard Architecture (PCI/ISA) bridge **19**, a BIOS-ROM **20**, a graphic controller **21**, a monitor **22**, a first analog switch **30**, a second analog switch **31**, a third analog switch **32**, a CPU (processor) bus **1**, a Peripheral Component Interconnect (PCI) bus **2**, an Industrial Standard Architecture (ISA) bus **3**, and a memory bus **4**.

The CPU **11** controls the execution of application programs, including programs on a system BIOS **210**, based on an operating system (OS). The Host-PCI bridge **12** is a bridge device for bidirectionally coupling the CPU bus **1** and the PCI bus **2**. The Host-PCI bridge **12** contains a memory controller **121** for controlling access to the expansion memories. The first on-board memory module **13** is installed in the nearest phase to the memory controller **121**. The second and third expansion memory modules **14**, **15** are respectively installed in the first and second expansion memory slots **16**, **17** that are positioned at a more distant phase position than the installed position of the first on-board memory module **13** from the memory controller **121**.

The expansion memory slots **16**, **17** have the same connector configuration for installing both of the second and third expansion memory modules **14**, **15**, each of which may or may not have a different specified operating frequency with each other. For example, the memory module **14** installed in the first expansion memory slot **16** could have a specified operating frequency of 66 MHz, and the memory module **15** installed in the second expansion memory slot **17** could have a specified operating frequency of 100 MHz.

When both of the memory modules **14**, **15** are installed in the respective expansion memory slots **16**, **17**, the first on-board memory module **13**, the second memory module **14** and the third memory module **15** are coupled to the memory controller **121** in series, like a daisy chain.

The first memory module **13** is installed during the manufacture of the computer system **10**. Consequently, after the completion of the manufacture, it is hard for a user to change or expand the first memory module **13**. The second and third memory modules **14**, **15** also are also installed in the respective expansion memory slots **16**, **17** during the manufacturing process. However, it is hard for a user to replace the memory modules with other memory modules having the same or different operating frequencies.

The access control to each of the memory modules **13**, **14** and **15** from the memory controller **121** can be performed through the memory bus **4**. The memory bus **4** in the computer system **10** is designated so as to operate at an established operating frequency, for example, of 100 MHz. Of course, it is possible to change the designated operating frequency for the memory bus **4**. In order to change the designated operating frequency for the memory bus **4**, the memory controller **121** selects a desired clock signal that is generated from a clock generator (not shown) for operating the memory bus **4**.

Each of the first, second and third memory modules **13**, **14** and **15** comprises a plurality of chips mounted on a base plate. Further, the respective memory modules **13**, **14** and **15** include electrically erasable and programmable read-only memory (EEPROM)s, **131**, **141** and **151**, for storing attribute information for the respective memory modules. The attribute information for each module can include the specified operating frequency, memory size, name of manufacturer, or any other type of information describing the module.

Each of the first, second and third memory modules **13**, **14** and **15** includes a signal line for reading the data from each of the EEPROMs in the memory modules. As shown in Figure 2, a data reading signal line **132** provided in the mounting unit for the first memory module **13** reads the data in the EEPROM **131** for the first memory module **13**. The signal line **132** is coupled to the PCI/ISA bridge **19** through the first analog switch **30**. A data reading signal line **142** provided in the first expansion memory slot **16** reads the data in the EEPROM **141** for the second memory module **14**. The signal line **142** is coupled to the PCI/ISA bridge **19** through the second analog switch **31**. Similarly, a data reading signal line **152** provided in the second expansion memory slot **17** reads the data in the EEPROM **151** for the third memory module **15**.

through the third analog switch **32**. The signal line **152** is coupled to the PCI/ISA bridge **19**. It is possible to use a serial bus, such as a I²C bus as the data reading signal lines **132**, **142** and **152**.

The ON/OFF operations of the first, second and third analog switches **30**, **31** and **32** are controlled by switching signals **193**, **194** and **195** from a switching control circuit **191** provided in the PCI/ISA bridge **19**. Thus, the first, second and third analog switches **30**, **31** and **32** are turned on/off by the switching signals **193**, **194** and **195** from the switching control circuit **191** in due order. Therefore, it is possible to access the EEPROM **131** in the first memory module **13**, the EEPROM **141** in the second memory module **14**, and the EEPROM **151** in the third memory module **15**, in order.

In the embodiment shown in Figure 2, the data reading signal lines **132**, **142** and **152** are used to read the operating frequencies of the respective memory modules from the respective EEPROMs **131**, **141** and **151**. The data reading signal lines **132**, **142** and **152** are independent from the memory bus **4**. Thus, it becomes possible to control access to the memory module even before designating the operating condition for the memory bus **4** at the operating frequency.

The PCI/ISA bridge **19** connects bi-directionally between the PCI bus **2** and the ISA bus **3**. The PCI/ISA bridge **19** includes the switching control circuit **191** for controlling ON/OFF operations of the analog switches **30**, **31** and **32** for accessing to the EEPROMs **131**, **141** and **151** in order to read the specified operating through the I²C bus. The controls of the ON/OFF operations of the analog switches **30**, **31** and **32** and the access to the EEPROMs **131**, **141** and **151** are executed by a System BIOS **210** provided in the Basic I/O System (BIOS) ROM **20**.

A display monitor **22** can be included in the system for displaying screens generated by the OS or the application programs. The display monitor **22** is used for displaying a warning message regarding installation of an improper memory module having a different operating frequency from the established operating frequency for the computer system. In order to display the message, the monitor is coupled to the System-BIOS through a graphic controller **21**, the PCI bus **2** and the ISA bus **3**. Thus, the System-BIOS **210** controls the display of a message on the monitor **22**.

The BIOS-ROM **20** stores the System-BIOS **210**. The BIOS-ROM **20** comprises flash memories, which are capable of writing over the programs and can be operated in real mode.

The System-BIOS **210** includes the Power-On Self Test (POST) routine **220** for self-checking normal operations of the hardware devices in the computer system when the main power switch is on or when the computer system is restarted. Further, the System-BIOS **210** includes device drivers for controlling the various I/O devices, a BIOS setup routine for establishing system environments, and the system managing programs for executing various System Management Interrupt (SMI) operations.

The POST routine **220** includes the normal hardware checking routines and initialization routines. Further, the POST routine **220** includes a checking routine for examining the specified operating frequency in the attribute information of each memory module and for displaying a message on the display monitor **22** when an improper memory module, having a specified operating frequency different from the operating frequency of the computer system, is mounted in the memory expansion slot.

Figure 3 depicts a flow chart of the steps of the POST operation of the computer system consistent with the present invention.

When the main power for the computer system is turned on, the system BIOS is started and the POST operation is started (Step **S101**).

The ON/OFF control operations for the analog switches are executed in order to access the memory modules. Thus, the first, second and third analog switches **30**, **31** and **32** are cycled on and off, in turn, in order to read the attribute information in the EEPROMS **131**, **141**, and **151** for the memory modules **13**, **14** and **15**, respectively (Step **S102**). Reading the attribute information for each memory module gives the respective operating frequency for each memory module. Further, by examining the operating frequency attributes of the memory modules, the memory controller can detect whether a defective memory module is mixed among the first, second and third memory modules **13**, **14** and **15**. Thus, based on the data from the respective read operations, the System-BIOS **210** determines whether there is a defective memory module among the memory modules (Step **S103**).

If a defective memory module is detected among the memory modules (Step **S103**, Yes), the System-BIOS **210** determines whether the defective memory module is mounted on the board, i.e. an on-board type memory module **13** (Step **S104**). If the defective memory module is

an on-board type memory module **13** (Step **S104**, Yes), the start up operation for the computer system is stopped (Step **S105**).

The reason for stopping the starting operation is that the plurality of memory modules is connected in series. In this embodiment, the on-board type memory module is first in series with the memory controller; therefore, it is impossible to assure normal operation, even if both of the slot-type memory modules are working properly. Consequently, when an on-board memory module is determined to be defective, the start-up operation for the computer system is stopped to avoid malfunctions in the computer system.

When an on-board type memory module is determined to be defective, it is also possible to display an error message on the display monitor **22** or to notify a user by a warning sound, such as a beep sound, in order to change or repair the defective memory module.

On the other hand, if the defective module is not an on-board type memory module, i.e., a slot-type memory module is determined to be the defective module (Step **S104**, No), the System-BIOS **210** displays a warning message on the display monitor **22** (Step **S108**).

After displaying the warning message, the computer system continues the start-up operation by using only on-board type memory (Step **S109**).

Returning to Step **S103**, if there are no defective memory modules (Step **S103**, No), then the System-BIOS **210** determines whether the operating frequencies for the respective memory modules are the same, based on the data read from the attribute information (Step **S106**).

If all of the operating frequencies for the respective memory modules are the same (Step **S106**, Yes), the computer starts normal operation by establishing the common operating frequency in the respective registers (not shown) in the respective memory modules (Step **S107**).

If all of the operating frequencies for the respective memory modules are not the same, i.e., some of the operating frequencies are different from each other (Step **S106**, No), the System-BIOS **210** displays a warning message on the display monitor (Step **S108**). As explained above, after displaying the warning message, the computer system enters start-up operations by using only the on-board type memory (Step **S109**).

As another embodiment, if all of the operating frequencies for the respective memory modules are not the same (Step **S106**, No), it is also possible to change the designation of the operating frequency.

For example, if the operating frequencies for the slot-type memory modules **14** and **15** are lower than the operating frequency for the on-board type memory module, and the on-board type memory module is operable at the operating frequency of the slot-type memory modules **14** and **15**, two alternate operating methods are possible for the memory system.

The first method maximizes the memory capacity of the memory modules. Thus, if the operating frequency for the on-board type memory module, i.e. the first memory module **13**, is higher than the operating frequency for the slot-type memory modules, the operating frequency for the on-board type memory module is set to the lower operating frequency of the slot-type memory modules, to allow use of all the memory modules. By selecting the lower operating frequency for the memory modules, it is possible to maximize the memory capacity by ensuring that all memory modules will function properly.

The second method maximizes the operating frequency of the memory modules. When the operating frequency of the on-board type memory module is higher than the operating frequency of the slot-type memory modules, then only the on-board memory module is used. By selecting the higher operating frequency of the on-board memory module, it is possible to attain the maximum operating frequency, although the memory capacity of the system is decreased.

In order to select these designations during the start up operations, the user may select which method to use after Step **S108** and before the controller continues the start-up operation.

Further, the required information, such as a preference for maximum memory capacity or an assured operating frequency, may be stored in the on-board type memory module, in the BIOS-ROM **20**, eliminating the need for EEPROM **131** in memory module **13**. Thus, the information for the on-board type memory module is stored in the computer system, further reducing the required mounting area and cost.

In the above-mentioned embodiments, the System-BIOS **210** executes various operations for the memory modules. However, it is also possible to execute the operations by using other firmware.

As explained above, the memory controlling apparatus controls the POST operation that determines whether there is a defective memory module among the mounted memory modules that are connected in series, as well as the on-board memory module, that is nearest in series to the memory controller.

Other embodiments of the present invention will be apparent to those skilled in the art from the consideration of the specification and practice of the invention disclosed herein. In particular, the invention is applicable to any type of electronic equipment, such as computers. It is intended that the specification and examples be considered as exemplary only, with a true scope and spirit of the invention being indicated by the following claims.

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
221